Hybrid DPWM with Process and Temperature Calibration

نویسنده

  • Jing Lu
چکیده

of the Thesis Hybrid DPWM with Process and Temperature Calibration by Jing Lu Master of Science in Electrical and Computer Engineering Northeastern University, August 2015 Yong-Bin Kim, Adviser In this thesis, a 12-bit high resolution, power and area efficiency hybrid DPWM with process and temperature calibration is proposed for DPWM controller IC for DC-DC converters. The hybrid structure of DPWM combines a 6-bit differential segmented tapped delay line structure and a 6-bit counter-comparator structure, resulting in a power and area saving solution. Furthermore, the 6-bit differential segmented delay line structure serves as the clock to the high 6-bit countercomparator structure, thus a high frequency clock is eliminated and power is significantly saved. In order to have simple delay cell and flexible delay time controllability, voltage controlled inverter is adopted to build the differential delay cell, which allows fine-tuning of the delay time. The process and temperature calibration circuit is composed of process and temperature monitors, two 2-bit flash ADCs, and a lookup table. The monitor circuits sense the process and temperature variations, and the flash ADC converts the data into digital code. The lookup table combines both the process and the temperature digital information and provides an appropriate value to the control voltage of the differential delay cell. The complete circuits design has been verified under different corners of CMOS 0.11um process technology node.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Delay-Line Sharing Based: A New 600-MHz 16-bit Resolution CMOS DPWM Circuit

This paper presents a new circuit design for digital pulse-width modulators (DPWM). In this paper, we improve the structure of hybrid DPWM by utilization of the separation of MSB/LSB group. In addition, a delay line element is shared by MSB/LSB group to reduce the power consumption. The new DPWM prototype circuit operates at 600 MHz clock frequency and has 1.1-mW power consumption. An experimen...

متن کامل

Hybrid Pulse Width Modulation Method for VSI Fed Induction Motor Drive with Reduced Complexity

–This paper presents a generalized pulse width modulation (GPWM) algorithm for induction motor drives. In the proposed approach, by varying a constant ) ( 2 k value from zero to one, various DPWM algorithms can be generated along with the SVPWM algorithm. As the proposed approach uses instantaneous phase voltages only for the calculation of gating times of the inverter, the complexity burden in...

متن کامل

A High Time Resolution Digital Pulse Width Modulator Based on Field Programmable Gate Array’s Phase Locked Loop Megafunction

The digital pulse width modulator (DPWM) is the crucial building block for digitally-controlled DC-DC switching converter, which converts the digital duty ratio signal into its analog counterpart to control the power MOSFET transistors on or off. With the increase of switching frequency of digitally-controlled DC-DC converter, the DPWM with higher time resolution is required. In this paper, a 1...

متن کامل

Sensitivity Analysis and Development of a Set of Rules to Operate FCC Process by Application of a Hybrid Model of ANFIS and Firefly Algorithm

Fluid catalytic cracking (FCC) process is a vital refinery process which majorly produces gasoline. In this research, a hybrid algorithm which was constituted of Adaptive Neuro-Fuzzy Inference System (ANFIS) and firefly optimization algorithm was developed to model the process and optimize the operating conditions. To conduct the research, industrial data of Abadan refinery FCC process were car...

متن کامل

A Hybrid Self-calibration Technique to Mitigate the Effect of Variability in TRNG

In this work, we briefly study the effect of variability in process and operating conditions on the statistics and performance of on-chip True Random Number Generator (TRNG), using the cryptographic measure of bit entropy. Circuits designed in deep submicron technologies are susceptible to variation in process. The variability may affect the circuit performance, power and reliability. Numerous ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015